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Scheduling Revisited Workstations in
Integrated-Circuit Fabrication
Abstract
The cost of building new semiconductor wafer fabrica-
tion factories has grown rapidly, and a state-of-the-art
lab may cost $250 million or more. Obtaining an ac-
ceptable return on this investment requires high pro-
ductivity from the fabrication facilities.
This paper describes the Photo Dispatcher system
which has been developed to make machine-loading
recommendations at a set of key fat> machines. Dis-
patching policies that generally perform well in job
shops (e.g., Shortest Remaining Processing Time) per-
form poorly for workstations such as photolithography
which are visited multiple times by the same lot of
silicon wafers.
The Photo Dispatcher evaluates the history of work-
loads throughout the fsb and identifies bottleneck ar-
eas. The scheduler then mmigns priorities to lots de-
pending on where they are headed after photolithog-
raphy. These priorities are designed to avoid starving
bottleneck workstations and to give preference to lots
that are headed to areas where they can be processed
with minimal waiting. Other factors considered by the
scheduler to establish priorities are the nearness of a
lot to the end of its process flow and the time that the
lot has already been waiting in queue.
Simulations that model the equipment and prod-
ucts in one of Texas Instruments's wafer farm show the
Photo Dispatcher can produce a 10% improvement in
the time required to fabricate integrated circuits.
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While good start plans have helped avoid some of the
problems of machine overloading and late orders, these
problems have not totally disappeared in the wafer
fal_. Machine breakdowns, rework, etc., make it in-
evitable that production rarely proceeds as smoothly
as desired. The manufacturing staff reacts to these
disruptions by reprioritizing lots of wafers to expedite
lots that are behind schedule or to cure workload im-
balances on equipment. We developed the Photo DIS-
patcher to investigate the possibility of automating the
scheduling of a set of key machines in the photolithog-
raphy area.
The photolithography area was chosen because lots
continually revisit this area during their processing,
so improved scheduling in this area should have wide-
reaching impact on the wafer fab. Figure 1 shows a
typical process flow for producing a bipolar device with
seven pattern steps. As shown in the figure, all of
the pattern steps are performed on the same set of
projection printers, Printers Grp. A scheduler for the
Printers Grp would impact this device seven times as
opposed to a scheduler for Depc4 Grp 6 which would
would impact this device only once.
Introduction
Texas Instruments has a number of integrated-circuit
(IC) wafer fabs which produce many different chip
types. Depending on the type of chip on a wafer, fabri-
cating that wafer will place very different demands on
the processing equipment. Planning systems are used
to produce weekly wafer start-plans that are within the
capacity of the fab equipment. These planning systems
do not develop a schedule for when each wafer will visit
each machine group; instead they try to ensure that no
more than a week's worth of work is started for all ma-
chine groups.
Previous Research
One approach to scheduling the Printers Grp would
be to generate a Gantt chart each shift that shows
which lots should be processed on which projection
printers at which times. We decided not to take this
approach because we felt that these schedules would
quickly become obsolete because of projection printer
breakdowns, unpredictable lot arrivals, and the unpre-
dictable need to rework lots whose first patterning was
unsatisfactory. This approach might also be dli_cult to
scale up to schedule all the machine groups in the wafer
fab because of the large number of machines (400+)
and lotsin process(400+).
An alternativeisto walt untilitistime to load a free
machine and then decide which lot to load based on
what isin queue and current lab conditions.Dispatch
policies,which have been studied extensivelyin Op-
erationsResearch (e.g.,Panwalker & Iskander, 1977),
are one way to make thisdecision.First-in-First-Out
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Process Step Step Type
First Oxidation Layer
DUF Pattern Pattern
DUFDi-f_usion Dope
Epitaxial Deposition Layer
Se¢ond0xidation Layer
Isolation Pattern Pattern
Isolation Diffusion Dope
Base Pattern Pattern
Base Diffusion Dope
Emitter Pattern Pattern
Emitter Diffusion Dope
Contact Pattern Pattern
iluainmaEvaporation Layer
Metal Pattern Pattern
Deposit Overcoat Layer
Bonding Pad Pattern Pattern
Electrical Test Test
Equipnent
Furnace Grp lO
Printers Grp
Furnace Grp 20
Epi Reactors
Furnace Grp lO
Printers Grp
Furnace Grp 32
Printers Grp
Furnace Grp 63
Printers Grp
Furnace Grp 60
Printers Grp
Alum Evap Grp
Printers Grp
Depos Grp 6
Printers Grp
Teeter Grp
Figure I: All of the pattern steps are performed in the
photolithography area of the lab on the same equip-
ment, Printers Grp. Wafers fabricated using the pro.
cess flow illustrated make seven visits to Printers Grp.
(FIFO) is an example of a simple dispatch policy.
However, for the current application, dispatch poli-
cie, have the following &awbscks:
I. Many dispatch policies do not work well on revisited
machine groups like Printers Grp.
2. The typlc_ dispatch policy is myopic in the sense
that it considers only the local situation and does not
consider the needs of downstream machine groups.
A dispatch policy such as Shortest Remainin s Pro-
case Time (SRPT) will lead to problems when applied
to a revisited workstation like the Printers Grp. If the
queue for Printers Grp is made up of a number of lots
with the process flow shown in Figure i, then SRPT
will prefer lots that are at their last pattern step, Bond-
in s Pad Pattern. It will only select lots at the first
_pattern step, DUF Patt_ern, if there are no other lots
in the queue. This leads to ions waitin s times at DUF
Pattern and alternating starve/giut feeding patterns
for DUF Diffusion.
We have investigated other dispatch policies such as
Shortest Processing Time and Slack to Due-Date, but
our experience has been that they also share the defect
of SRPT of beln s biased in favor of one or another of
the pattern steps and neglectin s others. The problem
seems to be that these policies are "w_ner take all"
policies as opposed to "winner take a bigger share"
poiicies. There is nothing wrong with adding priority
to ]ors near the end of their flows or lots in trouble with
their due dates. What causes problems is that "winner
take all" schemes based on these factors run the risk
that low priority lots may wait forever if higher priority
lots arrive fast enough. To get around this problem,
the Photo Dispatcher uses a variation of a round-robin
scheme which provides a "winner take a bigger share"
selection.
The FIFO dispatch policy is not biased in favor of
particular pattern steps, but it is myopic in the sense
that it will select lots that will just have to sit at their
next process step because a key machine is down. Al-
ternatively, it may pass over lots that would help keep a
downstream bottleneck machine group from starving.
Goldratt's OPT system (1984, 1988) emphasised the
importance of bottleneck resources in schedulin s. AI
scheduling systems that emphasise the importance of
bottleneck resources include Smith, Fox, & Ow (1986)
and Eskey & Zweben (1990). The Photo Dispatcher
avoids myopic decision making by monitoring-current
and historical workloads throughout the wafer f_b and
reacting to these workloads to avoid starving bottle-
neck workstations and avoid sending lots to workst_-
tions where they will just sit in queue.
Approach
The Photo Dispatcher makes recommendations about
which lot of wafers in the queue should be processed
next by Printers Grp. The Photo Dispatcher deveiops
these recommendations in three stages:
1. Establish priorities for processing lots at the differ-
ant pattern steps.
2. Use the priorities to choose a pattern step to work on
next. That is, decide whether to work on a _t that
is waiting for DUF Pattern, or Isolation Pattern, etc.
3. Choose a specific lot waitin s for that pattern step.
There are typicaily several lots waiting for DUF Pat-
tern and this third stage determines which of these
lots should be recommended. While a number of
di/Terent criteria have been investigated for making
this lot selection, none of them have outperformed
FIFO, so currently this selection is just based on
time of arrival of the lots waitin s for DUF Pattern.
Pattern-Step Priorities
Figure 2 gives an example of the calculation of priori-
ties for four pattern steps. Three numbers are summed
to determine priorities. The percentage of lots waitin s
for a particular pattern step (e.g. , 20 percent for DUF
Pattern) is added to a number that is based on the
nearness of that pattern step to the end of the pro-
cessing flow (e.g., 01, the first two digits of the step id
number). Finally, a pceitive number (e.g., 30) is added
if more work is needed at downstream work areas or
a negative number is added if there is too much work.
The higher the priority number for a pattern step the
more lots at this step will be recommended for pro-
m,-
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0100 DUF PATTEPdg
% Lots Queued 20
Flog Poei¢ion 01
Feedback 30
m--_m
Priority 51
(Send More;
Short Vait at
Furnace Grp 20)
0600 ISOIATIOM PATTERM
Lots Queued 04
Flog Position 06
Feedback -30 (Send Less;
.... Long gait at
Priority m20 Furnace Grp 32)
2300 BASE PITTERM
X Lots Queued 12
Flog Position 23
Feedback 00
m--mm
Priority 35
(go Adjustnent;
Avernge gait at
Furnace Grp 63)
6000 COBTACT PATTERN
Lots Queued 05
Flog Position 60
Feedback 60
Priority 125
(Send Much More;
Starving Bottleneck
Alun Evap Grp)
Figure 2: Three factors determine the priority of a par-
ticular pattern step: the fraction of lots waiting for this
pattern step, the nearness of this pattern step to the
end of the process flow, and feedback from downstream
- work areas.
cessing. The rationale for each of the three factors
illustrated in Figure 2 will be discus_-_! in turn.
Lots Queued If the proce_ flow in Figure 1 was
used by all devices, there would be roughly equal num-
bers of lots waiting for the individual pattern steps.
However, since there are roughly 300 different procem
flows, the pattern steps do not occur with equal fre-
quency. Including a factor for the percentage of lots
waiting for a particular pattern step ensures that the
round-robin scheme does not penalise lots that are
waiting for frequently used pattern steps.
Flow Position The second factor, nearne_ of a
pattern step to the end of the process flow, has the
effect of reducing work-in-process (WIP). Lou and
Kager (1989) recommend that when scheduling re-
visited workstations in IC fabrication, higher priority
should be given to proce_ steps that are later in the
process flow. Our experiments confirm the benefits of
this practice.
Feedback From Downstream Workstations
The feedback to Contact Pattern in Figure 2 shows
a bottleneck, Alum Evap Grp, requesting additional
work because it is starving. Figure 3 illustrates the
computations performed to determine this machine
group is a starving bottleneck. A software object called
a Work Monitor is associated with machine groups in
the tab. WORK-FOR-ALUM-EVAP knows how to use
the current position of a lot provided by the WIP track-
ing system to determine whether that lot is at a process
step that uses the Aluminum Evaporators. In the ease
illustrated in Figure 3, there is one lot consisting of
48 wafers arrived at a processing step using the Alu-
minum Evaporators. WORK-FOR-ALUM-EVAP also
can tell if a lot has left photolithography and is on the
way to a process step using the Aluminum Evapora_
tore but has not arrived yet. Identifying lots that have
been sent to the Alum Evap Grp provides an estimate
of upcoming workloads.
WORK-FOR-ALUM-EVAP knows how to translate
the number of wafers arrived into the time it should
take the Alum Evap Grp to complete processing those
wafers. In Figure 3 the 48 wafers arrived are estimated
to keep the Aluminum Evaporators busy for the next
.58 hrs. The following factors are considered to deter-
mine how many hours it will take to complete process-
ing a particular set of wafers:
1. number of machines in Alum Evap Grp and their
¢apacitim
2. proc¢_ time for each wafer; different devices may
have different preceding times
3. setup times
Work Monitors c_tegorise workloads along four
different dimensions (TYPICAL-LOAD, COMPARE-
NOW-TO-HISTORY, etc.) and these dimensions are
referenced by rules that determine the appropriate
J
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VOKK-FOk-ALUM-EVIP
Lots sent to Alun Evap Grp: 0 lots, 0 wafers
Lots arrived a¢ llua Evap Grp:
1 lot, 48 wLfere
Eat work in queue for llun Evap Grp:
14 waferso 0.26 hrs
Est work in process for alma Evap Grp:
34 wafers, 0.32 hrs
Ear'sated work available = .58 hrs
The avg amount of work, 10.43 hrs, that
arrives in this area is HIGH relative to the
long-run avg (4.44 hrs, 81_a=3.19)
for all areas.
Vork currently arrived in this area° .58 hrs,
is L0V relative to the long-run avg
(10.43 ]are, eipaa=6.28) for this area.
gork currently arrived in this area, .58 hrs°
Ss LOg relative to the avg currently arrived
(3.51 hrs, s:igma:3.66) for all areas.
gork currently sent to this area, 0.00 hrs,
is LOW relative to the long-run avg
(2.70 hre, eig_aa=0.64) :for this area.
The ¢lassifica¢ion is:
TYPICkL-LOAD HIGH
COMPII_E-HOV-TO-HISTORY LOV
COMPIltE-TO-OTHEIt-MICHS LOW
COMPAP.E-SEIIT-TO-HISTORY LOg °
so MUCH MOPE work is needed.
Figure 3: An example of a starving bottleneck. The
Aluminum Evaporators typically have 10.43 hrs of
work; however, at the time this workload evaluation
was performed there was only .58 hrs of work and none
on the way. A request for much more work is fed back
to Contact Pattern.
feedback (e.g., send MUCH MORE). By changing the
feedback rules, a wide variety of workload regulation
schemes can be implemented. Simulation experiments
were run to evaluate three different workload regula-
tion schemes: Bottleneck Starvation Avoidance, Small-
eat Next Queue, and Workload Smoothing. Each of
these three workload regulation schemes performed
well at some WIP levels, but none of the three was su-
perior at 8J] WIP levels. A hybrid of these approaches
was devised which performed well at all WIP levels
investigated.
Some approaches to scheduling using bottleneck
starvation avoidance require that the there is only one
bottleneck and its identity is known in advance and
provided as input to the scheduler (e.g., Glassey k Re-
sends 1988). This assumption makes it difficult to han-
dle shifting bottlenecks which can arise in wafer fabe
because of a change in product mix or the breakdown
of key equipment. The work-monltoring mechanism of
the Photo Dispatcher determines which workstations
are bottlenecks by gathering workload histories. As
the bottlenecks change over time the shift in workload
histories is tracked by the Work Monitors and the pri-
ority of lots is changed accordingly.
Using Priorities to Select a Pattern Step
Priorities are recomputed periodically based on the
current workloads at downstream machine groups and
the number of lots queued for each pattern step.
The priorities influence subsequent selection of pattern
steps by controlling a round-robin scheme.
Each time a machine in Printers Grp is ready to be
loaded, the round-robin advances to the next pattern
step in the cycle. The priority assigned to this pat-
tern step determines whether a lot is chosen from this
pattern step or whether the round-robin immediately
advances to the next pattern step. Priority numbers
are rescaled to range from 5 to I00 and pattern steps
with priority 5 have a lot selected one out of every 20
times the round-robln stops there (5%), pattern steps
with priority 50 have a lot selected every other time
the round-robin stops there, etc.
When the priorities aze as shown in Figure 2, a
sequence of selections produced by this round-robin
misht be Contact Pattern, DUF Pattern, Base Pat-
tern, Contact Pattern, Contact Pattern, DUF Pattern,
Contact Pattern, .... By interlcaving pattern steps in
this fashion there is limit on how many times a low
priority pattern step can be passed over before it is
.elected.
Results
The Photo Dispatcher was tested using a simulation
• of one of Texas Instruments' wafer labs. The lab in
question manufactures a wide variety of Bipolar and
BiMOS devices. The simulation modeled all of the 103
machine groups (410 machines) in the lab and all ofthe
process steps needed to fabricate any of the roughly
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INITIAL FIFO Photo Dispatcher
WIP CT Output CT Output
290 339 140 328 140
400 482 132 427 136
675 680 138 604 141
1000 1068 132 975 136
Table 1: In simulation experiments, the Photo Dis-
patcber produces an improvement over a FIFO policy
in the average number of hours needed to complete
processing a lot of wafers (i.e., cycle time or CT). The
same lot starts were used in all simulations, so WIP
levels were manipulated by varying the number of ini-
tial W'IP lots in the lab at the start of simulation.
300 different ICs produced. There are roughly 50 pro.
cuss stepl in the recipe for a typical IC in this fab and
these process steps are broken down in the simulation
to 165 separate operations each of which requires the
use of another machine. The simulation included ran-
dom machine breakdowns, but this was the only ran-
dom component as processing times were assumed de-
terministic, lot transport time was not modelled, and
there were no operator ]imitations.
Table I shows the Photo Dispatcher has better aver-
age cycle-time performance in simulations than a FIFO
policy. FIFO does not separate the decision of which
lot to process next on Printers Grp into a pattern step
selection followed by a lot selection. Instead it merely
finds the lot that has been waiting longest for the print-
ers and starts that lot. This is the default behavior of
the simulator and it is also used when exercising the
Photo Dispatcher for machine groups other than the
Printers Grp.
The sise of the cycle-tlme improvement depends on
the amount of WIP in the simulated lab. At WIP levels
above 400 lots, the Photo Dispatcher reduced cycle-
times by roughly 10% with greater output in terms
of finished lots per week. Since the lab being simu-
lated currently operates at WIP levels in excess of 400
lots, a 10% cycle-time improvement was projected from
the use of this scheduler. Results to date suggest that
flow position is the most important factor in producing
cycle-time improvements of the three factors combined
in Figure 2.
Summary
The Photo Dispatcher provides an effective schedul-
ing approach for revisited workstations such as pho-
tolithography in IC fabrication. It takes advantage of
the unique opportunity that these revisited worksta-
tions provide to shift workloa_ from one downstream
area to another and to reduce WIP by speeding up
processing on lots near the end of their process flows.
While the Photo Disptacher was developed with the
intention of installin 8 it in Texas Instruments' wafer
labs, to date it has not been used for real-time schedul-
ing of lab operations. However, its Work Monitor ca-
pability has been used to a limited degree to analyse
production problems in fabl.
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